Page of GA22-7000-4 Revised September 1, 1975
By TNL: GN22-0498
Assignment of Control Register Fields
Word Bits Name of field 0 0 Block-Multiplexing Control 0 1 SSM-Suppression Control 0 2 TOO Clock Sync Control 0 8-9 Page-Size Control 0 10 Unassigned, must be zeTO 0 11-12 Segment-Size Control 0 16 Malfunction-Alert Mask 0 17 Emergency-Signal Mask 0 18 External-Call Mask 0 19 TOD-Clock-Sync-Check Mask 0 20 Clock-Comparator Mask 0 21 CPU-Timer Mask 0 24 Interval-Timer Mask 0 25 Interrupt-Key Mask 0 26 External-Signal Mask 0-7 Segment-Table Length
8-25 Segment-Table Address
2 0-31 Channel Masks
8 16-31 Monitor Masks
9 0 Successful-Branching Eve!nt Mask
9 1 Instruction-Fetching-Event Mask
9 2 Mask
9 3 GR-Alteration-Event Mask
9 16-31 PER1 General Register Masks 10 8-31 PER Starting Address
11 8-31 PER Ending Address
14 0 Check-Stop Control
14 Synchronous-MCEL 2 Control
14 2 I/O-Extended-Logout Control
14 4 Recovery-Report Mask
14 5 Degradation-Report Mask
14 6 External-Damage-Report Mask
14 7 Warning Mask
14 8 Asynchronous-MCEL Control
14 9 Asynchronous-fixed-Log Control
15 8-28 MCEL Address
Explanation:
The fields not listed are unassigned.
Associated With
Block-Multiplexing SSM Suppression
Multiprocessing
Dynamic Addr. Translation
Dynamic Addr. Translation
Dynamic Addr. Translation
Multiprocessing
Multiprocessing
Multiprocessing
Multiprocessing
Clock Comparator
CPU Timer. Interval Timer
Interrupt Key
External Signal Dynamic Addr. Translation
Dynamic Addr. Translation
Channels
Monitoring
Program-Event Recording
Program-Event Recording
Program-Event Recording
Program-Event Recording
Program-Event Recording
Program-Event Recording
Program-Event Recording
Machine-Check Handling
Machine-Check Handling 1/0 Extended Logout
Machine-Check Handling
Machine-Check Handling
Machine-Check Handling
Machine-Check Handling
Machine-Check Handling
Machine-Check Handling
Machine-Check Handling
Except for bit 10 of control register 0, the initial value of unassigned register positions is unpredictable.
1 PER rneans program-event recording.
2 MCEl. means machine-check extended logout.
3 Bit is set to one, with all other bits set to zero, thus yielding a decimal byte address of 512.
272 System/370 Principles of Operation Initial Value 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
1 0 0 0 1 0 0 0 512
3
Hex
o
4
8 I C 10 14
18 1
1C
20 24
28 2C 30 34
38
3C 40 44
48 4C 50 Dec
o
4
8
12
16 20 24
28
32
36 40 44
48
52
56 60 64
68
72
76 80 54 84
58 88 5C 92 60 96
64 100 68 104 6C 108 70 112
74 116
78 120 7C 124 80 128
84 132
88 136 8C 140 90 144
94 148
98 152 9C 156 AO 160 A4 164
A8 168 AC 172 BO 176
B4 180 88 184
Restart New PSW >-. ..... ", .' .. Restart Old PSW External Old PSW Supervisor Call Old PSW Program Old PSW Machine-Check Old PSW I nput/Output Old PSW Channel Status Word Channel Address Word Interval Timer External New PSW Supervisor Call New PSW Program New PSW Machine-Check New PSW Input/Output New PSW Processor Address External-I nterruption Code OOOOOOOOOOOOOllLClo Superv.-Call-Irptn. Code OOOOOOOOOOOOOllLClo Program-I nterruption Code 00000000 Translation-Exception Address 00000000 MonitorCI.# PERC.loooooooooooo 00000000 PER Address 00000000 Monitor Code Channel 10 10EL Address
Limited Channel Logout 00000000 I/O Address I Page of GA22-70004 Revised September 1, 1975
By TNL: GN22-0498
Assigned Locations in Real Main Storage
Hex Dec BC 18 8 CO 19 2 C4 19 6 C8 20 0 CC 204 DO 20 8
04 21 2
08 21 6
Machine-Check CPU-Timer Save Area DC 22 0 EO 22 4
Machine-Check Clock-Comparator Save Area
E4 22 8
E8 23 2
Machine-Check Interruption Code EC 23 6 FO 24 0 F4 244
F8 24 8 00000000\ Failing-Storage Address FC 25 2 100 25 104 26 108 26 10C 268
6 0 4 -L.. -- 154 340 158 344 15C 348 160 352
164 356
168 360 16C 364 170 368
174 372
178 376 17C 380 180 384
184 388
188 392 18C 396 -r..... 1B4 436
1B8 440 1BC 444 1CO 448 1C4 452 1C8 456 1CC 460 1F4 1F8 1FC 508 Region Code Fixed Logout Area --- """r-' Machine-Check Floating-Point Register Save Area
Machine-Check General-Register Save Area --- Machine-Cl:leck Control-Register Save Area
T
Appendix D. Formats 273
Previous Page Next Page